Abstract-We examine damage-free transparent-electrode deposition to fabricate high-efficiency amorphous silicon/crystalline silicon heterojunction solar cells. Such solar cells usually feature sputtered transparent electrodes, the deposition of which may damage the layers underneath. Using atomic layer deposition, we insert thin protective films between the amorphous silicon layers and sputtered contacts and investigate their effect on device operation. We find that a 20-nm-thick protective layer suffices to preserve, unchanged, the amorphous silicon layers beneath. Insertion of such protective atomic-layer-deposited layers yields slightly higher internal voltages at low carrier injection levels. However, we identify the presence of a silicon oxide layer, formed during processing, between the amorphous silicon and the atomic-layer-deposited transparent electrode that acts as a barrier, impeding hole and electron collection.
. The key feature of SHJ solar cells compared with conventional homojunction silicon solar cells is their passivating contacts, which enable extremely high open-circuit voltages (V oc ). This is underlined by reported values as high as 750 mV for 98-μm-thick wafers, approaching the theoretical V oc limit for silicon-based solar cells (ß770 mV for a 100-μm-thick wafer) [2] , [3] . Generally, in SHJ devices, these passivating contacts consist of thin (ß10 nm) layers of either boron-or phosphorusdoped hydrogenated amorphous silicon [a-Si:H(p) or a-Si:H(n)] that displace the highly recombinative metal contacts from the optically active absorber (i.e., the silicon wafer) and simultaneously form hole [a-Si:H(p)] and electron [a-Si:H(n)] collectors [4] , [5] . To provide improved passivation of the crystalline silicon (c-Si) surface, a thin intrinsic a-Si:H(i) layer is deposited between the carrier-collecting layers and the absorber [6] . Due to the poor lateral conductivity of these layers, but for improved optical performance of the device as well, transparent conductive oxides (TCOs) are usually deposited on both sides of the cell. For "standard" SHJ solar cells, i.e., devices with a front and back contact, the requirements for these two layers differ slightly, depending on their location: The front TCO should ensure lateral transport to the metallic grid (in the case of an n-type solar cell with a hole collector at the front), be transparent, and act as an antireflection coating (ARC) that maximizes light incoupling into the wafer. Conversely, for textured surfaces, the back TCO should be optimized to minimize the absorption of evanescent waves in the metal back reflector, while guaranteeing a good electrical contact to the same [7] [8] [9] . However, in both cases (front and back), a crucial contact is formed between the a-Si:H and the TCO: Depending on the electronic properties of the two materials-in particular their respective work functions (WFs)-Schottky barriers that can impede carrier transport are prone to form.
Importantly, the specific deposition method and deposition conditions of the TCO layers may additionally affect the performance of SHJ devices [10] [11] [12] [13] [14] [15] . TCOs used for SHJ solar cells are usually sputtered from either an indium tin oxide (ITO) or an aluminum-doped zinc oxide (ZnO:Al) target. Despite its widespread use, this technique can damage the underlying aSi:H passivation layers [12] , [15] . This damage manifests itself as deep defects at the a-Si:H/c-Si interface, resulting in undesired carrier recombination and, thus, a reduction of excess charge-carrier densities. These carrier densities are directly linked to their respective quasi-Fermi levels within the device, and thus to its internal voltage (V int ), as described in the Appendix. The cause of such sputter-induced defects can be attributed to the plasma luminescence present during the sputter 2156-3381 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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process, although additional ion-bombardment-related effects cannot be excluded [16] . At a high carrier injection level (>10 15 cm −3 carrier density), this electronic damage is mostly recovered by a subsequent low-temperature (<200°C) annealing step. Despite this, a damage-free process might enable higher device performance, as permanent microstructural changes of the thin amorphous films could be avoided [12] . Device damage due to sputtering processes is a well-known issue outside the SHJ field as well. Several paths to avoid or lessen the damage were proposed earlier for applications ranging from Schottky barriers [17] to organic devices [18] . These approaches have focused on a number of different deposition techniques such as mirror shape target sputtering [19] and ion plating [20] , [21] . It was also proposed to modify the sputtering conditions [22] or insert a buffer layer [18] , [23] . Earlier, we found that the presence of a thin TCO layer may indeed act as an efficient buffer layer, preserving the passivation layer from further sputter damage [12] . Atomic layer deposition (ALD) is a particularly attractive technique for the deposition of such buffer layers. It consists of the sequential exposure of the surface to reactant gases, leading to conformal growth with atomic-scale control. This technique is well established in photovoltaics research, especially for cSi surface passivation, using aluminum oxide layers [24] [25] [26] [27] . It is also increasingly used for TCO deposition, with applications mainly in display, microelectronics, and organic device fabrication.
In this paper, thin ZnO:Al layers prepared by ALD (hereafter called ALD ZnO:Al) are used as a showcase to investigate the advantages of a damage-free TCO deposition. We discuss to what extent it may be beneficial to preserve pristine a-Si:H layers during electrode fabrication and the resulting implications on the internal voltages and thus the V oc and the fill factor (FF) in SHJ solar cells.
First, the effect of ALD ZnO:Al on the electronic passivation properties of the amorphous layers is studied, and the minimum thickness necessary to protect these structures against subsequent sputter damage is determined. We then demonstrate sputter-damage-free devices and analyze the cell results: The benefits and losses associated with the ALD-prepared buffer layer are identified. Finally, we comment on future developments.
II. EXPERIMENTS
The sample fabrication procedure is given in Fig. 1 . After alkaline texturing and wet-chemical cleaning of the wafers (FZ, n-type, 2-3 Ω cm, 230 μm), a large-area plasma-enhanced chemical vapor deposition (PECVD) reactor (KAI-M, TEL, formerly Oerlikon Solar), powered at 40.68 MHz, was used to deposit the intrinsic and doped a-Si:H layers. 1 Further details can be found elsewhere [28] , [29] . The doping and thickness of these layers were optimized at device level to yield the highest efficiency with sputtered TCO layers. Subsequent to PECVD, a water-based thermal ALD process (Oxford Instruments OpAl system) was used to deposit ZnO:Al layers of different thickness (nominal: 5, 10, 20, and 40 nm) using diethyl zinc and dimethylaluminum isopropoxide as precursors. The ZnO:Al films were deposited at 180°C on either the front or the back side, i.e., directly on the a-Si:H(p) or a-Si:H(n) layer 2 . Each ALD ZnO:Al layer was codeposited on a c-Si wafer coated with silicon dioxide (SiO 2 , thermally grown, 450 nm thick) for characterization. All samples were kept in the ALD chamber for the same total time in order to ensure identical thermal loads. A reference sample was kept inside the chamber without deposition as well. For further details about the ALD process, see [30] . To characterize the electrical properties of the ZnO:Al layers, Hall measurements were performed. Moreover, to fully characterize the thinnest layer, spectroscopic ellipsometry (SE) data of the ZnO:Al layers on SiO 2 -coated c-Si were fitted using a Cody-Lorentz and an adapted Drude model, from which the carrier concentration and the optical mobility values were extracted [31] , [32] . As such optical measurements do not take into account the scattering of charge carriers at the grain boundaries, the obtained optical values represent an upper limit for the mobility.
For clarity, in the remainder of this paper, the samples with ALD ZnO:Al on the p-layer (n-layer) side are labeled as x-ip-(or x-in-) samples, where the optional prefix "x" indicates the ZnO:Al layer thickness. When both ip-and in-samples are considered, they are referred to as ALD samples.
Following the deposition of ZnO:Al on 4-inch wafers, the wafers were laser-scribed and cleaved into pseudo-squares (8 × 8 cm 2 ), thereby removing any shunts created by the conformal ALD. Subsequently, ITO layers were sputtered, using a magnetron reactive-ion sputtering tool with argon as a carrier gas. ARC stacks at the front (with a total thickness of 65 nm, ALD ZnO:Al + ITO) and contact layers at the back (total thickness of 110 nm) were deposited on all samples. Hall measurements were performed to access the mobility and the carrier concentration of the ITO layers. Note that, unless stated differently, the thickness values reported in this paper refer to those obtained on a textured wafer, i.e., the thickness measured on a flat substrate divided by a geometrical factor of 1.7 [28] . To finalize the cells, the back of each cell was covered with a sputtered silver (Ag) layer to form the back contact and a metallic grid was screen-printed at the front using a low-temperature Ag paste that was cured at temperatures below 200°C.
In order to evaluate the effect of sputter damage, photoluminescence (PL) imaging [33] and photoconductance (PC) measurements (Sinton Instruments, WCT-100 [34] ) were used throughout the entire process flow. The former technique images the radiative recombination occurring in the c-Si wafer after a uniform generation of carriers therein. Areas with dominating nonradiative Shockley-Read-Hall (SRH) recombination show lower radiative signal intensity. Conversely, the latter technique converts the relative change in the wafer's photoconductivitymeasured after illumination-into an injection-dependent carrier lifetime. This measurement gives access to the 27.4 * thickness on a flat glass substrate. The values were obtained from Hall measurements after annealing at 190°C. We note that the 5-nm ZnO:Al sample was not measurable, likely due to lack of coalescence of the grains.
corresponding V int (see the Appendix), which at 1 sun corresponds to the implied open-circuit voltage (iV oc ).
The finished solar cells were characterized using standard 1-sun current-voltage (J-V) measurements at 25°C and elevated temperatures (up to ß80°C) to determine their performance and investigate the carrier-transport behavior. The active cell area was defined using a 2 × 2 cm 2 mask covering the rest of the wafer. Etching the ALD ZnO:Al layer between the cells for the ip-samples did not lead to changes in the cell parameters. Furthermore, the cells were measured by suns-V oc to obtain the series-resistance-free pseudo-J-V curves [35] .
To investigate in greater detail the interfaces between the different layers, we used high-resolution transmission electron microscopy (HRTEM, JEM ARM200, with a beam energy of 200 kV) and energy-filtered TEM (EFTEM, Tecnai F30ST, 300 kV). The silicon and silicon oxide plasmon loss peaks were deconvoluted to image each contribution separately. Table I shows the properties of the ALD ZnO:Al layers obtained from Hall measurements after annealing for 25 min at 190°C. The 5-nm-thick ALD ZnO:Al layer could not be measured by this technique, likely due to the lack of coalescence of the grains. We clearly see an increase in both mobility and carrier concentration with increasing thickness of the ALD ZnO:Al films. This trend is confirmed also for the 5-nm-thick film from SE measurements (data not shown). Importantly, the increase of the carrier concentration in the ALD ZnO:Al layer is directly linked to a decrease of its WF [36] . This thickness dependence can be tentatively explained by 1) the island-growth mode [37] of ZnO:Al that occurs when ZnO:Al is deposited by ALD on silicon oxide surfaces and on a-Si:H [18] , [38] , or 2) the adsorption of unintentional species at the ZnO:Al surface modifying the deposited layer properties during air exposure [39] .
III. RESULTS AND DISCUSSION

A. Transparent Conductive Oxide Characteristics
For ZnO:Al films, such initial island growth during the ALD process originates from inhibited nucleation [40] [41] [42] . For the deposition conditions used in this study, we expect that about 80 cycles (corresponding to about ß15 nm of film thickness) suffice to achieve impingement and coalescence of the grains [38] . This is corroborated by the thickness-dependent properties of the ALD ZnO:Al film: for thin films (<20 nm), the property variations are more pronounced than for the two thicker films.
B. Injection-Level Dependence of Underlying Passivation Layers
To assess the effect of the ALD process on the passivation quality of the two types of thin a-Si:H stacks (n-and p-type), we monitor the effective minority-carrier lifetime (τ eff ) in the c-Si wafer as a function of the injection level. The full injection range is investigated, as the iV oc of the device is determined by the lifetime at high injection (>10 16 cm −3 ), whereas the implied voltage at maximum power point (iV mpp ) and, thus, the implied-FF are dictated by the lifetime at lower injection (< 5 × 10 15 cm −3 ) [34] . The deposition of a TCO on the a-Si:H(p) hole collector by reactive sputtering impacts the lifetime curve in two ways, as illustrated in Fig. 2(a) . First, the curve shifts to lower lifetime values over the full injection range due to deep defect generation at the a-Si:H/c-Si interface induced by plasma luminescence and, likely, ion bombardment. It has been shown previously that, at high injection, this damage can be almost fully recovered by thermal annealing [12] , which is also observed for the samples used in this study. Second, the minority-carrier lifetime is lower at low injection levels (< 5 × 10 15 cm −3 ) than at higher injection levels. Such a "tailing" of the lifetime curve can be explained by a WF mismatch between the TCO, which is n-type and degenerate, and the a-Si:H(p). The Schottky contact formed between these two materials induces band bending in the thin a-Si:H(p) film and possibly also in the crystalline bulk [10] , from which an accumulation of minority carriers (holes) at the a-Si:H/c-Si interface ensues. The direct consequence is an increased recombination at the TCO/a-Si:H(p) interface, within the a-Si:H(p), and at the a-Si:H/c-Si interface [11] , [13] . The influence of the WF is illustrated in Fig. 3 . A direct consequence of such increased recombination at low injection is a loss in internal voltage at maximum power point and, thus, a loss in FF [44] . Fig. 2(c) and (d) illustrate the advantage of using a soft deposition technique such as ALD: No global reduction in τ eff is observed. However, we note that the decrease in carrier lifetime at low injection is present as well for the a-Si:H(i/p)/c-Si interface [see Fig. 2(c) ]. This confirms that this low-injectionlifetime loss does not depend on the deposition technique but accounts for changes in the recombination statistics induced by the mere presence of the TCO [11] . Notably, we observe a dependence of the slope of the lifetime curves at low injection on the ALD ZnO:Al thickness. This could be explained by the thickness dependence of the ALD ZnO:Al carrier concentration (see Table I ), which affects the WF [36] . Changes in the inversion layer [45] in the c-Si(n) close to the a-Si(i/p)/c-Si interface that cause edge effects [46] , [47] are unlikely as PL imaging at low intensity does not support this explanation and PC measurements were performed more than 3 cm away from the edges.
Sputtering on the a-Si:H(n) electron collector leads to a decrease in global lifetime as well (for all injection levels), although this effect is less pronounced compared to the p-side when similar sputtering conditions (plasma properties and deposition time) are used [see Fig. 2(b) ]. This discrepancy could be related to differences in a-Si:H layer thickness (for optical reasons, the a-Si:H(p) layer is thinner than the a-Si:H(n) layer) or differences between a-Si:H(p) and a-Si:H(n) layers in proneness to defect creation. The details of defect creation strongly depend on the position of the Fermi level in the material and are discussed elsewhere [48] , [49] . The asymmetry in capture cross section for electrons and holes of dangling bonds at the c-Si surface could play a role in this phenomenon as well [50] . Importantly, longer sputtering times, as used for the back TCO, elevate the sample temperature, leading to a complete in-situ annealing of the sputter damage. However, in contrast with the p-type case discussed before, for n-type stacks, the carrier lifetime at low injection remains unaffected by the TCO's presence [see Fig. 2(b) and (d) ]. Following similar arguments as before, this may be explained in two ways: 1) There is no WF mismatch between the TCO electrode and the a-Si:H(n) film. However, according to the literature [36] , the ITO and ZnO:Al WFs are expected to be at mid-gap of the amorphous silicon, thus probably also lead to a WF mismatch at the a-Si:H(n)/TCO interface.
2) The WF mismatch does not strongly affect the recombination statistics. This could be explained by the thicker a-Si:H(n) layer and its higher doping-we measure a difference in dark conductivity of two orders of magnitude [51] , [52] -compared with the a-Si:H(p) layer, mitigating the effect of the WF on the bands [11] .
C. Impact of Sputtering on Implied-V oc
During capping of the ALD ZnO:Al films by sputtered ITO overlayers, the passivation quality was tracked using PL images. The results for the ip-samples are shown in Fig. 4(a) -(d) for ALD ZnO:Al thicknesses from 5 to 40 nm. The PL images were taken at an equivalent illumination level of 1.4 suns. We patterned the TCO into three 2 × 2 cm 2 solar cells and three extra pads for additional characterization using a shadow mask during sputtering of the front ITO [see Fig. 4(e) ]. As the shadow mask fully protects the wafer surface outside the active cell areas, these regions were not affected by sputter damage and show the highest PL signal after ITO deposition. For the regions exposed to sputtering, a clear reduction of the sputter damage is observed when increasing the ALD ZnO:Al layer thickness. To quantify this impact, the iV oc of each precursor was extracted by PC lifetime measurements before and after sputter deposition of the ITO [see Fig. 4(f) ]. The reference sample with no ALD ZnO:Al layer shows a drop of over 30 mV in iV oc . With increasing ALD ZnO:Al layer thickness, the iV oc drop becomes less severe until a loss is no longer observed. This clearly indicates that at least 20 nm of ALD ZnO:Al are needed to protect the a-Si:H/c-Si interface from sputter damage. This result is in agreement with the postulation of a self-screening effect of TCO films against sputter damage [12] .
Sputter deposition of the ITO back contact does not further decrease the iV oc , independent of the presence of an ALD ZnO:Al screening layer (data not shown). This is explained partially by the longer sputter time needed for the back which heats the sample and, hence, reduces the sputter damage by in-situ annealing, but also, likely, by the higher defect-creation resilience of n-type films, compared to their p-type counterparts, as pointed out in Section III-B.
D. Cell Results and Analysis
In the following section, we present solar cell results ensuing from the previously discussed samples [see Fig. 5(a)-(d) ]. First, compared with the reference, the V oc values of the ipsamples are not significantly higher, even though an enhanced iV oc was measured for these samples after sputtering [see Fig. 4(f) ]. This can be explained by the recovery of the sputter damage due to thermal annealing during the curing step after screen-printing. Moreover, at high injection levels, the lifetime is Auger-recombination-limited and SRH only plays a minor role. As for the in-samples, we observe systematically lower V oc s.
Second, although the TCO stacks may have varying parasitic absorption, the resulting differences in photogenerated carrier density are low and the short-circuit current density (J sc ) values similar. Consequently, even though, close to 1 sun, the V oc varies by 0.7 mV(mA cm −2 ) −1 with J, the J sc differences hardly affect the measured V oc values 3 . Third and most strikingly, the FF for most of the ALD samples is significantly lower compared with the fully sputtered reference cell. Indeed, for both in-and ip-samples with thin ALD-prepared layers, the FF is as low as 71.9% and increases with increasing ZnO:Al layer thickness.
In order to understand this behavior, we now consider the FF losses and their possible causes: recombination current (J 0 ), shunt resistance (R sh ), and series resistance (R s ) [53] . These losses are depicted schematically in Fig. 6 . From suns-V oc measurements, we obtain the series-resistance-free FF, referred to as the pseudo-FF (pFF). The results are shown in Fig. 5(e) . For thin ALD-prepared layers, the pFF values surpass the reference value of 83.1% by almost 2% absolute. This is owed to higher implied voltages (up to 17 mV compared with the reference) at the pseudo maximum power point (pV mpp ), while the measured pseudo-V oc (at 1 sun) remains virtually unchanged (data not shown). This indicates that the ALD samples have the potential to reach higher FF than the reference, provided that no R s losses occur.
The difference in the pFF values stems from the R sh and J 0 components. The R sh extracted from dark J-V measurements is high (10 4 -10 5 Ω cm 2 ) for all of our cells and, thus, hardly impacts the FF. The J 0 component must then be responsible for this gain. This parameter includes the recombination current and is a function of the minority-carrier lifetime at a carrier concentration corresponding to the maximum power point. However, for both ip-and in-samples, the FF gain associated with J 0 decreases with increasing ZnO:Al thickness. Hence, the increased pFF cannot be explained by protection of the a-Si:H layers by the ALD-prepared layer, as this protection is most efficient for films thicker than 20 nm and not for the thinnest film.
We continue our analysis by studying the differences between the pFF and the FF, which arise from the contribution of the R s . From a comparison of suns-V oc and 1-sun J-V measurements, an R s value can be computed, the results of which are shown in Fig. 5(f) [54] . The cells with 5 nm of ALD ZnO:Al show the highest R s value of 2.8 Ω cm 2 , which corresponds to an FF loss of over 10% absolute with respect to pFF [53] . Devices with ALD ZnO:Al layers thicker than 5 nm show a lower R s , which nevertheless remains above the reference value of 1.2 Ω·cm 2 . We, therefore, conclude that the FFs of the ALD samples are clearly limited by their R s .
We now focus on finding the origin of the increased R s for ALD samples, based on the analysis of its two components: 1) ohmic losses (including the contribution of each material) and 2) non-ohmic losses related to carrier-transport barriers. Investigating ohmic losses first, the main difference between the cells arises from the ZnO:Al/ITO stack characteristics, as all the other layers (PECVD and sputtered) were codeposited. Hall measurements of this TCO stack indicate that the lateral transport of carriers is ensured by the conductive ITO layer. Assuming that the front ITO transports the entire generated current to the grid, its sheet resistance (90 ± 20 Ω/sq for a thickness range between 25 and 60 nm) leads to an FF change of less than ±0.35% absolute. Nevertheless, as the 5-and 10-nm-thick ALD-prepared layers exhibit much lower carrier concentrations compared to the ITO layers, an increased R s is expected from impeded transverse transport of the carriers in the ALD-prepared layers even though it cannot be easily quantified.
We now turn to non-ohmic losses. To further investigate the losses in the ALD samples, the J-V characteristics were measured at temperatures between 20 and 80°C and are shown in Fig. 7 . Such measurements can be instructive for the detection of charge-collection barriers in finished devices [55] : Transport dominated by thermionic emission will be enhanced with increasing temperature, whereas tunneling is temperature independent. These effects add to the common decrease in V oc with increasing temperature [56] . For the 5-ip-, 5-in-, and 10-in-samples, we observe a positive temperature coefficient for the FF up to ß40°C [see Fig. 7 (a) and (b)]. For higher temperatures, the behavior of the samples is similar to that of the reference cell and the FF starts to decrease. To illustrate this effect, we show the J-V curves measured at different temperatures for the 5-ip-sample [see Fig. 7(c) ] and the reference cell [see Fig. 7(d) ]. For the former, voltage at maximum power point (V mpp ) decreases at a slower rate (−1.25 mV/°C) than the V oc (−1.97 mV/°C; |Δ| = (0.72 ± 0.1) mV/°C) leading to an increase in FF. This contrasts with the reference cell, for which the rates for both V mpp and V oc are more comparable (−2.0 mV/°C and −1.64 mV/°C; |Δ| = (0.36 ± 0.1) mV/°C), and a linear decrease in FF is observed 4 . There are two possible causes for this behavior, namely, a WF mismatch between the TCO and doped films [10] or the presence of an unintentional layer acting as a transport barrier [55] .
We might expect that a WF mismatch would affect the contact formed by a-Si:H(n) or a-Si:H(p) differently, as the in-samples and ip-samples were co-deposited for the ALD ZnO:Al layer. This is, however, not the case. Therefore, we investigated the samples for a possible transport barrier. For this, we employed HRTEM and EFTEM for the 5-ip-sample and the reference, and specifically searched for a possible silicon oxide (SiO x ) interlayer, as this material is likely to form and might act as a transport barrier. From the EFTEM micrographs of both samples [see Fig. 8(a) and (b) ], which were taken by selecting the SiO x plasmon loss signal only, we clearly observe a SiO x -rich layer in the ALD sample. Importantly, this contrast is absent in the micrograph of the reference cell. The presence of an SiO x layer is corroborated by energy-dispersive X-ray spectroscopy [see Fig. 8(c) and (d) ], from which we find the onset of the oxygen signal to be located within the a-Si:H layer for the 5-ip-sample but not for the reference sample. Judging from the 5-ip-sample, we infer that this thin SiO x barrier is also present in the other ALD samples and hinders carrier transport. As observed in Fig. 5(f) , the R s value of the ALD samples saturates at around 1.6 Ω cm 2 , which is approximately 0.4 Ω cm 2 higher than the reference value. For a full ALD ZnO:Al back electrode, we obtain a value of 1.5 Ω cm 2 , which is in line with this saturation limit. For thin ALD samples, we measure much higher R s values which are likely linked to the ZnO:Al properties as discussed above. We thus conclude that the SiO x barrier accounts for an increase in the R s value of 0.4 Ω cm 2 for ALD-prepared films, which, given previous experience with metal-insulatorsemiconductor contacts, is unexpected [57] . The origin of this SiO x layer is still unclear, however. A possible explanation is the formation of a native oxide, either during the transport of the samples, or while loading the samples on a preheated plate, prior to ALD. This would imply that the native oxide of the reference sample-which also underwent the transport and loading into the ALD system, to ensure the same thermal load-was removed during sputtering, likely by ion bombardment. Another possible explanation involves the ALD growth process itself. Indeed, for ALD-prepared aluminum oxide layers, a thin SiO 2 layer was reported to form during the first cycles of the deposition [27] , [58] . Further investigations are needed to clarify the origin of the SiO x transport barrier for the ALD ZnO:Al samples.
IV. CONCLUSION AND OUTLOOK
In this paper, we first confirmed that the carrier lifetime decrease at low injection, which is often observed following TCO deposition, is linked solely to the deposited material and is process independent. We then showed that a 20-nm-thick ALDprepared layer effectively protects the underlying a-Si:H layers and the a-Si:H/c-Si interface against sputter damage, as evidenced by lifetime measurements.
On one hand, for the ALD samples, higher pFF values were obtained due to lower recombination losses at low injection. However, these improvements appear not to be linked to the protection against sputter damage, as the thinnest ALD-prepared layers-offering the least protection-yield the lowest recombination losses. On the other hand, an increased R s was observed for all ALD samples. This leads to important FF losses which outweigh the potential gain linked to higher pFF values. The increased R s is partly explained by the presence of a transport barrier for electrons and holes. EFTEM images revealed that this barrier is formed by a thin SiO x layer at the a-Si:H/ZnO:Al interface. Therefore, further investigations are needed to find ways to avoid this increased R s and maintain the benefits of lower recombination losses at low injection.
Furthermore, thinning the a-Si:H layer or using a different material to reduce parasitic absorption might prevent complete recovery from sputter damage by annealing. In such cases, buffer layers applied by ALD or other soft deposition techniques could become useful if not crucial to achieve high internal voltages.
APPENDIX
In the following, we define the relation of the internal voltage (V int ) and the splitting of the quasi Fermi-levels for electrons and holes (E F n and E F p ) and their respective densities (n and p):
where kT /q is the thermal voltage and n i is the intrinsic carrier density, n = n 0 + Δn (analogous for p), n 0 and p 0 are the carrier densities at equilibrium (in the dark), and we assume that n 0 p 0 for an n-type wafer and Δn = Δp. Furthermore, the excess carrier density is related to the effective minoritycarrier lifetime (τ eff ) by Δn = τ eff R bulk · 1 − τ eff (S front + S back ) W −1 (2) where the recombination rate in the bulk (R bulk ) includes the following contributions: 1) Auger, 2) radiative, and 3) SRH recombination. S front and S back are the surface recombination velocities, and W is the wafer thickness. The τ eff value at high excess carrier density is determinant for V oc , while the value at lower injection affects the voltage at the maximum power point and, thus, the FF in a solar cell.
